

**ĐẠI HỌC QUỐC GIA TP.HỒ CHÍ MINH**  
**TRƯỜNG ĐẠI HỌC BÁCH KHOA**  
**KHOA ĐIỆN-ĐIỆN TỬ**  
**BỘ MÔN KỸ THUẬT ĐIỆN TỬ**




# ASIC CHIP AND IP CORE DESIGN

## Chapter 1: Introduction to ASIC chip and IP design


- 1.1 ASIC and FPGA-based chip design flow**
- 1.2 ASIC chip: analog versus digital**
- 1.3 IP design**

# 1.1 ASIC and FPGA-based chip design flow

- Hardware design flow





# Chip Design Flow



# 1.1 ASIC and FPGA-based chip design flow

Feature	ASIC design	FPGA-based design
Language	VHDL, Verilog, System C	VHDL, Verilog, System C
Simulator	ModelSim, VCS	ModelSim, VCS
Synthesis	<ul style="list-style-type: none"> <li>-Synopsys</li> <li>-Cadence</li> <li>-Mentor Graphic</li> <li>-Apollo, Astro, Daracula, DIVA, Ansoft, Synplify</li> </ul>	<ul style="list-style-type: none"> <li>-Atera: Quartus, Maxplus</li> <li>-Xilinx: Vivado, ISE</li> <li>-Lattice: Lattice Diamond (tools depended on FPGA vendors)</li> </ul>
Advantage /disadvantages	<ul style="list-style-type: none"> <li>-for massive products</li> <li>-optimized in area, timing, power.</li> <li>-Low cost solution in large quantities</li> <li>-slow to market</li> </ul>	<ul style="list-style-type: none"> <li>-for prototype products</li> <li>-not optimized in area, timing, power.</li> <li>-High cost solution in large quantities</li> <li>-fast to market</li> </ul>

# 1.2 ASIC Chip Design Flow: Analog




# Design Specification

- “Specs” typically describe:
  - Expected functionality
  - Technology
  - Maximum allowable delay times
  - Silicon area
  - Power dissipation
- As an example specs for a one-bit binary full adder circuit:
  - Technology: 0.8  $\mu\text{m}$  twin-well CMOS
  - Propagation delay of "sum" and "carry\_out" signals  $< 1.2$  ns (worst case)
  - Transition times of "sum" and "carry\_out" signals  $< 1.2$  ns (worst case)
  - Circuit area  $< 1500 \mu\text{m}^2$
  - Dynamic power dissipation (at  $V_{DD}=5$  V and  $f_{max}=20$  MHz)  $< 1$  mW


# Schematic Capture

- **Schematic editors** provide simple, intuitive means to draw, to place and to connect individual components that make up your design
- **The resulting schematics** describe
  - main electrical properties of all components and their interconnections.
  - the power supply and ground connections
  - input and output signals
- **Corresponding netlist** is generated for later stages of the design




# Symbol Creation

- Each module can be assigned to a corresponding symbol
- This step largely simplifies the schematic representation of the overall system
- Default symbol icon is a simple rectangular box with input and output pins.




# Simulation

- Simulation is performed by Simulation tool
- The initial simulation phase also serves to detect some of the design errors
  - Missing connection
  - Unintended crossing of two signals




# Mask Layout

- The creation of the mask layout is one of the most important steps in the full-custom
- Physical layout design is very tightly linked to overall circuit performance (area, speed and power dissipation)
- The detailed mask layout of logic gates requires a very intensive and time-consuming design effort.
- The layout design must not violate any of the [Layout Design Rules](#)




# Design Rule Check (DRC)

- The mask layout must conform to a complex set of design rules
- **Design Rule Checker**, is used to detect any design rule violations
- The designer must perform DRC, and make sure that all layout errors are eventually removed




# Design Rule Check (DRC)




# Circuit Extraction

- **Circuit extraction** is performed to create a detailed net-list for the simulation tool.
- The **extracted net-list** can provide a very accurate estimation of the actual device dimensions and device parasitic
- The extracted net-list file and parameters are subsequently used in **Layout-versus-Schematic comparison** and in detailed **transistor-level simulations**




# Layout Versus Schematic Check

- **Layout-versus-Schematic (LVS) Check**
  - compare the original network with the one extracted from the mask layout
  - prove that the two networks are indeed equivalent
- A successful LVS will **not guarantee** that the extracted circuit will actually satisfy the performance requirements.




# Post-Layout Simulation

- The **detailed simulation** performed using the extracted net-list will provide a clear assessment of the circuit speed, the influence of circuit parasitic, and any glitches.
- Note that a satisfactory result in post-layout simulation is still **no guarantee** for a completely successful product
- the actual performance of the chip **can only** be verified by testing the fabricated prototype




# ASIC chip design flow: digital




# ASIC chip design flow: digital

- Design Flow by Synopsys



# Design Flow by Synopsys Design Compiler

1. The **input design files** for Design Compiler are often written using Verilog or VHDL.
2. Design Compiler uses technology libraries, synthetic or DesignWare libraries, and symbol libraries to implement synthesis and to display synthesis results graphically.
3. During the synthesis process, Design Compiler translates the HDL description to components extracted from the **generic technology** (GTECH) library and **DesignWare** library.
  - The GTECH library consists of basic logic gates and flip-flops.
  - The DesignWare library contains more complex cells such as adders and comparators.






# Design Flow by Synopsys Design Compiler


4. After translating the HDL description to gates, Design Compiler optimizes and maps the design to a specific technology library, known as the **target library**.
5. After the design is optimized, **test synthesis** is performed to integrate test logic into a design during logic synthesis.
6. After test synthesis, the design is ready for the **place and route** tools, which place and interconnect cells in the design. Based on the physical routing, the designer can **back-annotate** the design with actual interconnect delays; Design Compiler can then resynthesize the design for more accurate timing analysis.

# 1.3 ASIC chip design flow: IP core



# Problems in SoC Era

- Productivity gap
- Time-to-market pressure
- Increasing design complexity
  - HW/SW co-development
  - System-level verification
  - Integration on various levels and areas of expertise
  - Timing closure due to deep submicron
- **Solution: Platform-based design with reusable IPs**



# Design for Reuse IPs

- Design to maximize the flexibility
  - configurable, parameterizable
- Design for use in multiple technologies
  - synthesis script with a variety of libraries
  - portable for new technologies
- Design with complete verification process
  - robust and verified
- Design verified to a high level of confidence
  - physical prototype, demo system
- Design with complete document set




# Parameterized IP Design

- Why to parameterize IP?
  - Provide flexibility in interface and functionality
  - Facilitate verification
- Parameterizable types
  - Logic/Constant functionality
  - Structural functionality
    - Bit-width, depth of FIFO, regulation and selection of submodule
  - Design process functionality (mainly in test bench)
    - Test events
    - Events report (what, when and where)
    - Automatic check event
  - Others \* (Hardware component Modeling, 1996)

# IP Generator/Compiler

- User specifies
  - Power dissipation, code size, application performance, die size
  - Types, numbers and sizes of functional unit, including processor
  - User-defined instructions.
- Tool generates
  - RTL code, diagnostics and test reference bench
  - Synthesis, P&R scripts
  - Instruction set simulator, C/C++ compiler, assembler, linker, debugger, profiler, initialization and self-test code





# Logic/Constant Functionality

- Logic Functionality

- Synthesizable code

```
always @(posedge clock) begin
if (reset==`ResetLevel) begin
...
end
else begin
...
end
end
```

- Constant Functionality

- Synthesizable code

```
assign tRC_limit=
(`RC_CYC > (`RCD_CYC + burst_len)) ?
`RC_CYC - (`RCD_CYC + burst_len) : 0;
```

- For test bench

```
always #(`T_CLK/2) clock = ~clock;
...
initial begin
#(`T_CLK) event_1;
#(`T_CLK) event_2;
...
end
```




# Reusable Design – Test Suite


- Test events
  - Automatically adjusted when IP design is changed
  - Partition test events to reduce redundant cases when test for all allowable parameter sets at a time
- Debug mode
  - Test for the specific parameter set at a time
  - Test for all allowable parameter sets at a time
  - Test for the specific functionality
  - Step control after the specific time point
- Display mode of automatic checking
  - display[0]: event current under test
  - display[1]: the time error occurs
  - display[2]: expected value and actual value

# Reusable Design - Test Bench

- Use Global Connector to configure desired test bench
- bench
- – E.g.: bus topology of IEEE 1394



# IP – Intellectual Property





# Coding Guidelines for IP Design

- The coding guidelines provide the following recommendations:
  - Use simple constructs, basic types, and simple clocking schemes
  - Use a consistent coding style, consistent naming conventions, and a consistent structure for processes and state machines
  - Use a regular partitioning scheme, with all module outputs registered and with modules roughly of the same size
  - Make the RTL code easy to understand, by using comments, meaningful names, and constants or parameters instead of hard-coded numbers

- The following guidelines address basic coding practices, focusing on lexical conventions and basic RTL constructs
- General Naming Conventions
- **Example 5-1** Using downto in port declarations

entity DW\_addinc is

```
generic(WIDTH : natural);  
port (  
  A,B  : in std_logic_vector(WIDTH-1 downto 0);  
  Cl   : in std_logic;  
  SUM  : out std_logic_vector(WIDTH-1 downto 0);  
  CO   : out std_logic;
```

```
);
```

```
end DW01_addinc;
```

# General Naming Conventions

- Guideline – When possible, use the signal naming conventions listed in Table 5-1.

Signal naming conventions

Convention	Use
*_r	Output of a register (for example, count_r)
*_a	Asynchronous signal (for example, addr_strobe_a)
*_pn	Signal used in the nth phase (for example, enable_p2)
*_nxt	Data before being registered into a register with the same name
*_z	Tristate internal signal



# Naming Convention for VITAL Support

- VITAL is a gate-level modeling standard for VHDL libraries and is described in IEEE Specification 1076.4
- Background
  - VITAL libraries can have two levels of compliance with the standard : VITAL\_Level0 and VITAL\_Level1
  - VITAL\_Level1 is more rigorous and deals with the architecture of a library cell
  - VITAL\_Level0 is the interface specification that deals with the ports and generics specifications in the entity section of VHDL library cell
- Rules
  - IEEE Specification 1076.4 addresses port naming conventions and includes the following rules
  - These restrictions apply only to the top-level entity of a hard macro

# Architecture Naming Conventions

- Guideline – Use the VHDL architecture type listed in Table 5-2

Table 5-2 Architecture naming conventions

Architecture	Naming Convention
synthesis model	ARCHITECTURE rtl OF my_syn_model IS or ARCHITECTURE str OF my_structural_design IS
Simulation model	ARCHITECTURE sim OF my_behave_model IS or ARCHITECTURE tb OF my_test_bench IS



# Include Headers in Source Files

- Rule – Include a header at the top of every source file, including scripts. The header must contain:
  - Filename
  - Author
  - Description of function and list of key features of the nodule
  - Date the file was created
  - Modification history including date, name of modifier, and description of the change

- **Example 5-2** Header in an HDL source file
  - This confidential and proprietary software may be used
  - only as authorized by a licensing agreement from
  - synopsys Inc.
  - In the event of publication, the following notice is
  - applicable:
  - 
  - ( C ) COPYRIGHT 1996 SYNOPSIS INC.
  - ALL RIGHTS RESERVED
  - 
  - The entire notice above must be reproduced on all
  - authorized copies.
  - 
  - File : Dwpci\_core.vhd
  - Author : Jeff Hackett



# Examples

```
-- Date      : 09/17/96
-- version   : 0.1
-- Abstract  : This file has the entity, architecture
--           and configuration of the PCI 2.1
--           MacroCell core module.
--           The core module has the interface,
--           config, initiator,
--           and target top-level modules.
-- Modification History:
-- Date      BY   Version   Change Description
-----
-- 9/17/96   JDH  0.1       Original
-- 11/13/96  JDH                Last pre-Atria changes
-- 03/04/97  SKC                Changes for ism_ad_en_ffd_n
--           and tsm_date_ffd_n
```

# Use Comments

- Rule – Use comments appropriately to explain all processes, functions, and declarations of types and subtypes.
- Example 5-3 Comments for a subtype declaration
  - Create subtype INTEGER\_256 FOR built\_in error
  - checking of legal values.

subtype INTEGER\_256 is type integer range 0 to 255;
- Comments should be placed logically, near the code that they describe
- The key is to describe the intent behind the section of code



# Keep Commands on Separate Lines

- Rule

- Use a separate line for each HDL statement
- Although both VHDL and Verilog allow more than one statement per line, the code is more readable and maintainable if each statement or command is on a separate line.

cuu duong than cong .com

# Line Length

- Guideline – Keep the line length to 72 characters or less.

- **Example:** Continuing a line of HDL code

```
hp_req <= (x0_hp_req or t0_hp_req or x1_hp_req or  
t1_hp_req or s0_hp_req or t2_hp_req or s1_hp_req or  
x2_hp_req or x3_hp_req or x4_hp_req or x5_hp_req or  
wd_hp_req and ea and pf_req nor iip2);
```

- Rule – Use indentation to improve the readability of continued code lines and nested loops.
- **Example:** Indentation in a nested if loop

```

if (bit_width(m+1) >= 2) then
for l in 2 to bit_width(m+1) loop
spin_j := 0;
for j in 1 to m loop
if j > spin_j then
if (matrix(m) (l-1) (j) /= wht) then
if (j=m) and (matrix(m) (l) (j) = wht) then
matrix(m) (l) (j) := j;
else
for k in j+1 to m loop
if (matrix(m) (l-1) (k) /= wht) then
matrix(m) (l) (k) := j;
spin_j := k ;
exit;
end if;
end loop -- k
end if;
end if;
end if;
end loop; -- j
end loop; -- l

```

end if;



# Do Not Use HDL Reserved Words

- **Rule**
- Do not use VHDL or Verilog reserved words for names of any elements in your RTL source files.
- Because macro designs must be translatable from VHDL to Verilog and from Verilog to VHDL,
- It is important not to use VHDL reserved words in Verilog code, and not to use Verilog reserved words in VHDL code.



# Port Ordering

- Rule – Declare ports in a logical order, and keep this order consistent throughout the design.
- Guideline – Declare one port per line, with a comment following it (preferably on the same line)
- Guideline – Declare the ports in the following order:
  - Input :
    - Clocks, Resets, Enables, other control signals
    - Data and address lines
  - Outputs:
    - Clocks, Resets, Enables, other control signals
    - Data

# Examples

- **Example 5-6** Port ordering in entity definition

```
entity my_fir is
  generic (
    DATA_WIDTH : positive;
    COEF_WIDTH   : positive;
    ACC_WIDTH    : positive;
    ORDER       : positive;
  );
  port (
--     control Inputs
--
    clk      : in std_logic;
    rst_n    : in std_logic;
    run      : in std_logic;
    load     : in std_logic;
    tc       : in std_logic;
--
--     Data Inputs
```

# Examples

```
data_in : in std_logic_vector(DATA_WIDTH-1 downto 0);  
coef_in : in std_logic_vector(COEF_WIDTH-1 downto 0);  
sum_in : in std_logic_vector(ACC_WIDTH-1 downto 0);
```

```
--
```

Control Outputs

```
--
```

```
start  : out std_logic;  
hold   : out std_logic;
```

```
--
```

Data Outputs

```
--
```

```
sum_out : out std_logic_vector(ACC_WIDTH-1 downto 0)  
);  
end my_fir;
```



# Port Maps and Generic Maps

- Rule – Always use explicit mapping for ports and generics, using named association rather than positional association.
- **Example 5-7** Using named association for port mapping

```
-- instantiate my_add
```

```
U_ADD: my_add
```

```
generic map (width => WORDLENGTH)
```

```
port map (
```

```
  a => in1,
```

```
  b => in2,
```

```
  ci => carry_in,
```

```
  sum => sum,
```

```
  co => carry_out
```

```
);
```



# Examples

- Verilog :

```
// instantiate my_add
```

```
my_add #('WORDLENGTH) U_ADD (
```

```
  .a (in1      ),
```

```
  .b (in2      ),
```

```
  .ci (carry_in  ),
```

```
  .sum (sum      ),
```

```
  .co (carry_out )
```

```
);
```



# VHDL Entity, Architecture, and Configuration Sections

- Guideline – Place entity, architecture, and configuration sections of your VHDL design in the same file.
- **Example 5-8** Using pragmas to comment out VHDL configurations for synthesis

```
-- pragma translate_off  
configuration cfg_example_struct of example is  
    for struc  
        use example_gate;  
    end for;  
end cfg_example_struct;  
-- pragma translate_on
```

- Guideline – Use functions when possible, instead of repeating the same sections of code
- **Example 5-9** Creating a reusable function

## VHDL:

- This function converts the incoming address to the
- corresponding relative address.

```
function convert_address
  (input_address, offset : integer)
  return integer is
begin
  -- ... function body here...
end; -- convert_address
```

# Examples

- **Verilog:**

```
// This function converts the incoming address to the  
// corresponding relative address.
```

```
function ['BUS_WIDTH-1 : 0] convert_address;  
    input input_address, offset;  
    integer input_address, offset;  
  
    begin  
        // ...function body goes here...  
    end  
end function // convert_address
```



# Use Loops and Arrays

- Guideline – Use loops and arrays for improved readability of the source code.
- **Example 5-10** Using loops to improve readability

```
shift_delay_loop: for I in 1 to (number_taps-1) loop
delay(I) := delay (I-1);
and loop shift_delay_loop;
```

- **Example 5-11** Register bank using an array

```
type reg_array is array(natural range <>) of
std_logic_vector (REG_WIDTH-1 downto 0);
signal reg: reg_array (WORD_COUNT-1 downto 0);
begin
REG_PROC:process (clk)
begin
if clk='1' and clk'event then
if we='1' then
reg(addr) <= data;
end if;
end if;
end process REG_PROC;
data_out <= reg(addr);
```

# Examples

- **Example 5-12** Using arrays for faster simulation

## poor coding style:

```
function my_xor (bbit : std_logic;
                avec : td_logic_vector (x downto y) )
    return std_logic_vector is
variable cvec :
    std_logic_vector(avec'range-1 downto 0);
begin
    for i in avec'range loop      -- bit-level for loop
        cvec(i) := avec (i) xor bbit; -- bit-level xor
    end loop;
    return(cvec);
end;
```

## Recommended coding style:

```
function my_xor ( bbit  : std_logic;  
                 evec  : std_logic_vector (x downto y) )  
    return std_logic_vector is  
variable cvec, temp :  
    std_logic_vector(avec'range-1 downto 0);  
begin  
    temp := (others => bbit);  
    cvec := avec xor temp;  
    return (cvec);  
end;
```



# Use Meaningful Labels

- Rule – Label each process block with a meaningful name. This is very helpful for debug.
- Guideline –Label each process block <name>\_PROC
- Rule – Do not duplicate any signal, variable, or entity names.
- **Example 5-13** Meaningful process label

-- synchronize requests (hold for one clock).

```
SYNC_PROC      : process (req1, req2, rst, clk)
```

```
... process body here ...
```

```
end process SYNC_PROC;
```



# Coding for Portability

## Use Only IEEE Standard Types

- You will create code that is technology-independent, compatible with various simulation tools, and easily translatable from VHDL to Verilog ( or from Verilog to VHDL).

- **Rule (VHDL only)** - Use only IEEE standard types.

```
--Create new 16-bit subtype  
subtype WORD_TYPE is std_logic_vector (15 downto 0);  
  ( Example 5-14 Creating a subtype from std_logic_vector )
```

- **Guideline (VHDL only)**

- Use `std_logic` rather than `std_ulogic`.
- Likewise, use `std_logic_vector` rather than `std_ulogic_vector`.

- **Guideline (VHDL only)**

- Be conservative in the number of subtypes you create.

- : Using too many subtypes make the coder difficult to understand.

- **Guideline (VHDL only)**

- Do not use the type bit or bit\_vector.

- : Many simulators do not provide built-in arithmetic functions for these types.

**Use `ieee.std_logic_arith.all`;**

**Signal a, b, c, d : `std_logic_vector` (y downto x);**

**( Example 5-15 using built-in arithmetic functions for `std_logic_vector` )**



# Do Not use Hard-Coded Numeric Values

- **Guideline (VHDL only)**

- Do not use hard-coded numeric values in your design.

- : As an exception, you can use the values 0 and 1 (but not in combination, as in 1001).

<b>Poor coding style</b>	<b>Recommended coding style</b>
<pre>wire [7 : 0 ] my_in_bus; reg  [7 : 0 ] my_out_bus;</pre>	<pre>`define MY_BUS_SIZE 8 wire [ `MY_BUS_SIZE-1 : 0 ] my_in_bus; reg  [ `MY_BUS_SIZE-1 : 0 ] my_out_bus;</pre>
<b>( Example 5-16 using constants instead of hard-coded values )</b>	



# Packages & Include Files

## ✓ Packages

- **Guideline (VHDL only)**

- Collect all parameter values and function definitions for a design into a single separate file (a “package”) and name the file *DesignName\_package.vhd*.

## ✓ Include Files

- **Guideline (Verilog only)**

- keep the `define statements for a design in a single separate file and name the file *DesignName\_params.v*.



# Avoid Embedding `dc_shell` Scripts

- Although it is possible to embed `dc_shell` synthesis commands directly in the source code, this practice is not recommended.
- Others who synthesize the code may not be aware of the hidden commands, which may cause their synthesis scripts to produce poor result.

*cuu duong than cong.com*



# Use Technology-independent Libraries

- **Guideline**

- **Use the DesignWare Foundation Library to maintain technology independence.**

- **Guideline**

- **Avoid instantiating gates in the design.**

- **Gate-level designs are very hard to read, and thus difficult to maintain and reuse.**

- **If technology-specific gates are used, then the design is not portable to other technologies.**



# Continue

- **Guideline**

- **If you must use technology-specific gates, then isolate these gates in a separate module.**

- **Guideline – The GTECH library**

- **If you must instantiate a gate, use a technology-independent library such as the Synopsys generic technology library, GETCH.**



# Coding For Translation (VHDL to Verilog)

- **Guideline (VHDL only)**

- Do not use *generate* statements.  
: There is no equivalent construct in Verilog.

- **Guideline (VHDL only)**

- Do not use *block* constructs.  
: There is no equivalent construct in Verilog.

- **Guideline (VHDL only)**

- Do not use code to modify *constant* declarations.  
: There is no equivalent capability in Verilog.

# Questions

1. What are differences between ASIC and FPGA based chip design?
2. What are steps of ASIC design flow for analog chip?
3. What are steps of ASIC design flow for digital chip?
4. Explain about Layout-versus-Schematic (LVS) Check
5. What is IP core?
6. List the needed characteristics of IP core
7. What are coding guidelines?



# Assignment

- Design an **IP core**, select one of the following list :
  - Adder
  - Subtractor
  - Multiplier
  - Divider
- Configurable parameters
  - Width of input data
  - Reset level
  - Unsigned / signed number
- Required deliverable set
  - Behavior model
  - RTL code
  - Synthesis report
  - Testbench
  - Verification report