

BÁO CÁO THÍ NGHIỆM KỸ THUẬT SỐ


BÀI THÍ NGHIỆM 3

I. Thí nghiệm 3.1:


1. Code:

```
library ieee;  
use ieee.std_logic_1164.all;  
entity RS_latch is  
port (  
    R, S, Clk : in std_logic;  
    Qa, Qb: out std_logic  
);  
end RS_latch;  
architecture dataflow of RS_latch is  
    signal R_g, S_g, Qa_g, Qb_g : std_logic;  
begin  
    R_g <= R and Clk;  
    S_g <= S and Clk;  
    Qa_g <= Qb_g nor R_g;  
    Qb_g <= Qa_g nor S_g;  
    Qa <= Qa_g;  
    Qb <= Qb_g;  
end dataflow;
```

2. Biên dịch:



3. Mô phỏng:



II. Thí nghiệm 3.2:


1. Code:

```


library ieee;
use ieee.std_logic_1164.all;
entity D_latch is
port (
    D, Clk :in std_logic;
    Qa, Qb: out std_logic
);
end D_latch;
architecture behavior of D_latch is
begin
    process (D, Clk)
    begin
        if (Clk = '1') then
            Qa <= D;
            Qb <= not D;
        end if;
    end process;
end behavior;

```

2. Biên dịch:



3. Mô phỏng:



III. Thí nghiệm 3.3:

1. Code:

```
library ieee;
use ieee.std_logic_1164.all;
entity Master_and_slave is
port (
    D, Clk: in std_logic;
    Q, Q_bar: out std_logic
);
end Master_and_slave;
architecture structural of Master_and_slave is
signal Q_m, Clk_bar: std_logic;
```

```

component D_latch
port (
    D, Clk :in std_logic;
    Qa, Qb: out std_logic
);
end component;

begin
    Clk_bar <= not Clk;
    u1: D_latch port map ( D, Clk_bar, Q_m);
    u2: D_latch port map ( Q_m, Clk, Q, Q_bar);
end structural;

```

2. Biên dịch:


The screenshot shows the Quartus II interface. A dialog box in the center reads: "Full Compilation was successful (11 warnings)". The background window displays the "Flow Summary" and "Message" windows. The "Flow Summary" shows a successful compilation on Tue May 24 16:35:57 2011. The "Message" window contains the following text:

```

Info: Clock "Clk" has internal fmax of 334.45 MHz between source register "D_latch:u1|Qa" and destination register "D_latch:u2|Qa" (period= 2.99 ns)
Info: tsu for register "D_latch:u1|Qa" (data pin = "D", clock pin = "Clk") is 4.420 ns
Info: tco from clock "Clk" to destination pin "Q_bar" through register "D_latch:u2|Qb" is 6.731 ns
Info: th for register "D_latch:u1|Qa" (data pin = "D", clock pin = "Clk") is -3.376 ns
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings

```

3. Mô phỏng:



IV. Thí nghiệm 3.4:

1. Code:

```
library ieee;
use ieee.std_logic_1164.all;
entity three_D is
port (
    D, Clk : in std_logic;
    Qa, Qb, Qc: out std_logic
);
end three_D;
architecture behavior of three_D is
component D_latch
port (
    D, Clk : in std_logic;
    Q: out std_logic
);
end component;
component D_flipflop
port (
    D, Clk : in std_logic;
    Q: out std_logic
);
end component;
component D_flipflop_bar is
port (
    D, Clk : in std_logic;
    Q: out std_logic
);
end component;
begin
    u1: D_latch port map ( D, Clk, Qa);
    u2: D_flipflop port map ( D, Clk, Qb);
    u3: D_flipflop_bar port map ( D, Clk, Qc);
end behavior;
```

2. Biên dịch:

Quartus II - F:\STUDY\HOC_KY_2\TN KY THUAT SO\Code Quartus\BAO CAO THI NGHIEM\BAI 3\TN3_4\three_D - three_D - [Compilation Report - Flow Summary]

Project Navigator: three_D.vhd, D_latch.vhd, D_flip.vhd, D_flip_bar.vhd, three_D.vhd

Tasks: Compile Design, Analysis & Synthesis, Edit Settings, View Report, Analysis & Elaboration, Partition Merge

Flow Summary:

Flow Status	Successful - Tue May 24 16:40:07 2011
Quartus II Version	9.0 Build 132 02/25/2009 SJ Web Edition
Revision Name	three_D
Top-level Entity Name	three_D
Family	Cyclone II
Device	EP2C15AF484C7
Final Timing Models	Final
Yes	
3 / 14,448 (< 1 %)	
1 / 14,448 (< 1 %)	
2 / 14,448 (< 1 %)	
5 / 315 (2 %)	
0	
0 / 239,616 (0 %)	
0 / 52 (0 %)	
0 / 4 (0 %)	

Message Window:

```

Warning: Found pins functioning as undefined clocks and/or memory enables
Info: tsu for register "D_latch:u1|Q" (data pin = "D", clock pin = "Clk") is 4.624 ns
Info: tco from clock "Clk" to destination pin "Qa" through registers "D_flip:u2|Q" is 9.195 ns
Info: th for register "D_flip:u2|Q" (data pin = "D", clock pin = "Clk") is -3.372 ns
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
Info: Quartus II Full Compilation was successful. 0 errors, 8 warnings
  
```

3. Mô phỏng:

Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 15.075 ns, 89.4 ns, Interval: 74.33 ns, Start: 15.075 ns, End: 140.0 ns

Name	Value at 15.08 ns
Clk	0.0
D	0.0
Qa	0.0
Qb	0.0
Qc	0.0